

## Notice of References Cited

Application/Control No. 09/733,612

Applicant(s)/Patent Under Reexamination MOLLOY, STEPHEN A.

Examiner

Erick Rekstad

Art Unit 2613

Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,926,208	07-1999	Noonen et al.	348/14.13
	В	US-6,192,188	02-2001	Dierke, Gregg	386/95
	С	US-5,949,484	09-1999	Nakaya et al.	348/384.1
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	н	US-			
	1	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					i
	Р					
	Q					
	R					
	s					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Aono et al, "A Video Digital Signal Processor with a Vector-Pipeline Architecture, December 1992, IEEE Journal of Solid-State Circuits Vol.27 No.12, Pages 1886-1894					
	٧	Toyokura et al, "A Video DSP with a Macroblock-Level-Pipeline and SIMD Type Vector-Pipeline Architecture for MPEG2 CODEC", December 1994, IEEE Journal of Solid-State Circuits Vol.29 No.12, Pages 1474-1481					
	w	Toyokura et al, "A Video Digital Signal Processor with a Vector-Pipeline Architecture ", 1992, IEEE Solid-State Circuits Conference, Pages 72-73					
	х						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

**Notice of References Cited** 

Part of Paper No. 6

